

Application Note

Bad Block Management in NAND Flash Memory

Introduction

This application note explains how to recognize factory-generated bad blocks manage bad blocks that develop during the lifetime of NAND Flash memory.



Table of Contents

Introduction	1
About Bad Blocks	3
Recognizing Bad Blocks	4
Block Replacement	6
Skip Block Method	6
Reserve Block Method	6
Conclusion	7
References	7
Revision History	8
Disclaimer	9

About Bad Blocks


Bad blocks are blocks that contain one or more invalid bits whose reliability is not guaranteed. Bad blocks may be present when the device is shipped, or may develop during the lifetime of the device.

Devices with bad blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A bad block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor.

Bad block management, block replacement and the error correction code software are necessary to manage the error bits in NAND Flash devices.

The application note covers all Micron NAND Flash memory devices. Refer to the relative data sheets for the full list of root part numbers and for further information on the devices.

Figure 1: Software Tool Chain



Recognizing Bad Blocks

The devices are supplied with all the locations inside valid blocks erased (FFh). The bad block information is written prior to shipping.

For SLC small page (528-byte/256-word page) devices, any block, where the 6th byte (x8 device)/1st word (x16 device), in the spare area of the 1st page, does not contain FFh is a bad block.

For SLC large page (2112-byte/1056-word page) devices, any block, where the 1st and 6th bytes (x8 device)/1st word (x16 device), in the spare area of the 1st page, does not contain FFh is a bad block.

For SLC very large page (4224-byte page) devices, any block, where the 1st and 6th bytes, in the spare area of the first page, does not contain FFh is a bad block.


For MLC devices, any block, where the 1st byte in the spare area of the last page, does not contain FFh is a bad block.

The bad block information must be read before any erase is attempted, because the bad block information is erasable and cannot be recovered once erased. It is highly recommended not to erase the original bad block information. To allow the system to recognize the bad blocks based on the original information, it is recommended to implement the bad block management algorithm shown in Figure 1.

The bad block table is created by reading all the spare areas in the NAND Flash memory. The bad block recognition methods that build the bad block table without using the original bad block information provided in the spare areas of the memory are not equally effective. The invalid blocks are detected at the factory during the testing process which involves severe environmental conditions and program/erase cycles as well as proprietary test modes. The failures that affect invalid blocks may not all be recognized if methods different from those implemented in the factory are used.

Once created, the bad block table is saved to a good block so that on rebooting the NAND Flash memory, the bad block table is loaded into RAM. The blocks contained in the bad block table are not addressable. So, if the Flash Translation Layer (FTL) addresses one of the bad blocks, the bad block management software redirects it to a good block.

Figure 2: Bad block Management Flow Chart



Block Replacement

During the lifetime of the NAND device additional bad blocks may develop. The NAND devices have a status register that indicates whether an operation is successful or not. Additional bad blocks are identified when attempts to program or erase give errors in the status register.

As the failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by reprogramming the current data and copying the rest of the replaced block to an available valid block.

Blocks can be marked as bad and new blocks allocated using two general methods.

Skip Block Method

In the skip block method the algorithm creates the bad block table and when the target address corresponds to a bad block address, the data is stored in the next good block, skipping the bad block.

When a bad block is generated during the lifetime of the NAND Flash device, its data is also stored in the next good block. In this case, the information that indicates which good block corresponds to each developed bad block, also has to be stored in the NAND Flash device.

Reserve Block Method

In the reserve block method, the bad block table is created in the same manner as described in Figure 2. In this method bad blocks are not skipped but replaced by good blocks by redirecting the FTL to a known free good block. For that purpose, the bad block management software creates two areas in the NAND Flash: the user addressable block area and the reserved block area as shown in Figure 3.

The FTL can use the **user addressable block area** to store data whereas the **reserved block area** is only used for bad block replacement and to save the bad block table that also keeps track of the remapped developed bad blocks.

To define these two areas, it is necessary to determine the start address and the size of the reserved area. The size may either be given by the user, or imposed by the bad block management software (for Micron NAND Flash devices, the maximum number of blocks that may become bad during the device's lifetime, is 2% of the total, so the same number of blocks are commonly reserved).

Each time the FTL writes a logical sector, it calculates the physical address of the block to which it will write. Then, before the FTL starts writing, the bad block management software checks whether the block is bad or not. If it is bad, it returns the address of the good block to which the sector is re-mapped. If the block becomes bad during the NAND Flash lifetime, the bad block management software re-maps the bad block, and copies the data it contains to the block that will replace it.

The bad block management is completely transparent to the FTL. For the FTL, it is as if the data are written to the same address.

Figure 3: Reserved Block Method



Conclusion

Micron recommends to implement bad block management to detect factory produced bad blocks and manage any bad blocks that may develop over the lifetime of a NAND Flash device. It is also recommended to implement garbage collection, wear leveling algorithms while it is mandatory to implement error correction code algorithms.

To help the integration of NAND memory devices into applications, Micron provides a full range of software solutions: file system, sector manager, drivers, and code management.

For more details, contact the nearest Micron sales office or visit micron.com.

References

- AN1821: Garbage collection in NAND Flash memory
- AN1822: Wear Leveling in NAND Flash memory
- AN1823: Error correction code in single-level cell NAND Flash memory

Revision History

Rev. G		07/10
	<ul style="list-style-type: none">Updated formatting and branding.	
Rev. 6		11/09
	<ul style="list-style-type: none">Removed “single level cell” from the data sheet titleAdded references to multilevel cell NAND Flash memory throughout the documentModified the Software tool chain figureModified the Recognizing bad blocks, Reserve block method, and Conclusion sectionsApplied branding	
Rev. 5		04/07
	<ul style="list-style-type: none">All mentions to the hardware adaptation layer (HAL) deleted	
Rev. 4		02/07
	<ul style="list-style-type: none">Data sheet references modified in the References section	
Rev. 3		01/06
	<ul style="list-style-type: none">Product list removed	
Rev. 2		12/04
	<ul style="list-style-type: none">The application note also applies to the NANDxxx-B family of single-level cell NAND Flash memoryRevised the Recognizing bad blocks and Block replacement sections	
Rev. 1		05/04
	<ul style="list-style-type: none">Initial release of document	

Disclaimer

Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH MICRON PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN MICRON'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, MICRON ASSUMES NO LIABILITY WHATSOEVER, AND MICRON DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF MICRON PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Micron products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Micron may make changes to specifications and product descriptions at any time, without notice.

Micron Technology, Inc. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Micron reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Micron sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Micron literature may be obtained by visiting Micron's website at <http://www.micron.com>.

Micron StrataFlash™ and Axcell™ are trademarks or registered trademarks of Micron or its subsidiaries in the United States and other countries.

Other names and brands may be claimed as the property of others.

Copyright © 2010, Micron Technology, Inc., All Rights Reserved.